This paper presents an application-specific integrated circuit (ASIC) aimed for an alternative design of a digital 3-D magnetometer for space applications, with a significant reduction in mass and volume while maintaining a high sensitivity. The proposed system uses magnetic field sensors based on anisotropic magnetoresistances and a rad-hard mixed-signal ASIC designed in a standard 0.35 µm CMOS technology. The ASIC performs sensor-signal conditioning and analogue-to-digital conversion, and handles calibration tasks, system configuration, and communication with the outside. The proposed system provides high sensitivity to low magnetic fields, down to 3 nT, while offering a small and reliable solution under extreme environmental conditions in terms of radiation and temperature.
I. INTRODUCTION

F
LUXGATE sensors have been traditionally used in space applications as magnetic field sensors, because they offer a good performance in terms of accuracy and robustness in a relatively small and lightweight device [1] . However, the current trend of aerospace technology, which goes to the design of small-sized satellites to reduce costs, implies that the use of this type of magnetic field sensors is generally unaffordable owing to its volume and weight [2] . The use of application-specific integrated circuits (ASICs) instead of discrete electronics [3] , [4] provides significant reductions in weight, volume, and power consumption, while maintaining the performance [5] .
This paper presents the design of a 3-D magnetometer for space applications based on anisotropic magnetoresistances (AMRs) and a radiation hardened by design (RHBD) mixed-signal ASIC designed in a standard 0.35 μm CMOS technology to perform sensor conditioning, data acquisition, and calibration and communication tasks.
The proposed system has been developed in the frame of Mars MetNet mission. The objective is the measurement of the magnetic field at the Martian surface with a resolution of 3 nT in a field range of ± 6.5 μT [6] . The field range has been extended up to ±100 μT to increase the functionality for future applications and/or field measurements on Earth. The expected extreme environmental conditions cover extended temperature range (from −90°C to 125°C) and radiation effects, which include long-term effects due to total dose (up to 318 krad) and single-event effects (SEEs) due to the impact of high-energy particles (mainly protons, but also heavy ions). Section II describes the proposed system, disclosing its main design aspects. Experimental results about the performance and robustness of the ASIC are reported in Section III, and Section IV presents the conclusion. Fig. 1 shows a simplified block diagram of the proposed 3-D digital magnetometer. The magnetic field sensors considered belong to the HMC-1001/2 family from Honeywell, Inc. These sensors are based on anisotropic magnetoresistances in a Wheatstone bridge configuration [7] . Three of these sensors are placed in orthogonal directions for 3-D measurements.
II. SYSTEM DESCRIPTION OF THE MAGNETOMETER
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The resolution of these sensors is 3 nT and the field range is ± 200 μT, which are under the requirements (3 nT, ±100 μT).
The ASIC provides the front-end electronics for the AMR sensors. It has been designed with a high level of configurability in terms of resolution and conversion rate, to be usable for different applications. It contains six conversion channels for precise sensor measurements, a four-channel single-slope analog-to-digital converter (SS ADC) for thermal calibration, and three current-steering digital-to-analog converters (CS DACs) for sensor conditioning. The digital output values and all the configuration options are stored in an internal memory map. The ASIC provides access to this memory map by using a serial protocol interface (SPI). A configurable internal clock with a frequency up to 100 MHz controls the operation of the whole system.
A. AMR Sensor Measurements
Three of the six available channels are used to measure the AMR sensors, and the other three can be used for additional applications, like the measurement of gravitational orientation or others. The bias voltage of the bridge (3 V) is generated internally in the ASIC, to eliminate its influence in the relationship between magnetic field and digital code. As shown in Fig. 2 , each conversion channel consists of a preamplifier and a dual-slope ADC (DS ADC).
The preamplifier performs sensor-signal conditioning functions. It limits the noise bandwidth of the sensor signal and provides programmable gain, high common-mode rejection, and capacitive input impedance. It is implemented using a fully differential instrumentation amplifier. The voltage gain G is configurable between 1 and 1000 by means of two programmable resistors R S and
The DS ADC performs the AD conversion. It is implemented with an integrator and a comparator. This architecture provides high levels of accuracy, noise rejection, and insensitivity to the precise value of their components. Its analogue and digital sections are simple, and do not require postprocessing. This simplicity and robustness are important factors for space use, considering the extreme temperature ranges and the effects of radiation [8] .
To meet the resolution requirements of 3 nT in a field range of ±100 μT, the maximum resolution of the DS ADC is 16 b (15 b plus sign) at 2.6 kS/s. The equivalent least significant bit (LSB) at the preamplifier output (ADC input) is 60 μV, for a differential input range of ± 2 V. Faster measurements can be achieved up to 20 kS/s at 12 b.
The time constant of the integrator is programmable by setting R INT , as required to exploit the full output signal swing under different resolution and speed configurations, while avoiding saturation. The value of the integration capacitor is 40 pF while the resistor can be set from 515 k to 4.096 M . The comparator, which must operate at the clock frequency, uses a regenerative latched approach with a preamplifier stage to mitigate the effective offset voltage and reduce the kickback effect. The relationship between the differential output voltage from the AMR sensor (V IN ) and the output code is given by 
The programmability of N C1 , N C2 , f CLK , R INT , α, and G makes the conversion channel very adaptable in terms of resolution, conversion rate, and input voltage range. Although not shown in Fig. 2 , two voltage-level comparators monitor the operation of the integrator, alerting if the integrator saturates. The controlling finite-state machine (FSM) also alerts if there is an overflow in the count of the counter during the second integration stage. This not only alerts from malfunction, but also allows, in conjunction with the configurable gain of the preamplifier, a straightforward implementation of autoranging techniques. A specific operation mode is also included to perform offset measurements of the full conversion channel.
B. Temperature Measurements for Thermal Calibration
The sensitivity of the AMR sensors has a significant drift with temperature. Several approaches have been reported to improve the stability [9] , [10] , but there is still a temperature dependence that becomes critical when measuring weak magnetic fields in environments with an extended operating temperature range. The effect of temperature in the sensitivity is linear [7] , [11] and can be easily calibrated. Four MiniSens PT1000 are used as temperature sensors to monitor the temperature of the ASIC and the three AMR sensors.
A four-channel SS ADC is used to perform the AD conversion from the temperature sensors. The SS ADC consists of a ramp generator that is shared by four self-biased comparators in a parallel readout architecture, as shown in Fig. 3 . An integrator driven by an nMOS transistor, acting as a voltage-controlled current source, implements the ramp generator. The generation of the ramp is controlled by a feedback loop comprised by a capacitor (C F ) and two pairs of switches [12] 
C. AMR Sensor Conditioning With Feedback Currents
The AMR sensors from Honeywell, Inc. include an on-chip coil, called OFFSET strap, which can be used to generate a magnetic field in the sensitive direction [7] . The proposed magnetometer makes use of this strap as a negative feedback element in a closed loop configuration, by driving controlled currents to generate a magnetic field that cancels the external magnetic field to be measured, keeping the sensor in a closeto-zero field condition to improve the sensitivity, linearity, and temperature characteristics.
These currents are generated using three monotonic binaryweighted CS DACs, as shown in Fig. 4 . The resolution is 9 b (8 b plus sign) with a full-scale current of ± 25 mA. The CS DACs are driven with the nine most significant bits (8 b plus the opposite sign) of the measurements performed by the DS ADCs. The linearity error of the CS DACs must only be below 2 7 × LSB, as the linearity of the seven least significant bits is ensured by the measurements of the DS ADCs.
Additionally, the CS DACs can be used for offset disturbing magnetic field cancellation as well as other calibration functions. It is possible to check several parameters of the static transfer characteristic by applying a controlled ramp current through the OFFSET straps. 
D. RHBD Techniques
AMR sensors have been proven to be inherently robust to radiation [11] . The design of this ASIC for space applications builds on previous work oriented to the characterization of radiation and low temperature effects on the selected standard CMOS process [13] . Specific RHBD techniques have been employed in this ASIC. This includes the use of ringedsource layouts for every nMOS transistor, for total ionizing dose (TID) effects improvements [14] . pMOS devices use a standard layout. Concerning SEEs, complete guard-rings have been used around every transistor.
All the storage elements are redundant and have a specific single-event upset (SEU) flag to alert of this eventuality through a global output pin. The FSMs are reset at the beginning of every conversion cycle, restoring it from any eventual error during the previous conversion. In addition, one-hot encoding has been used to implement the FSMs and the SPI interface.
III. EXPERIMENTAL RESULTS
The ASIC has been fabricated in a 0.35 μm CMOS technology from Austria Microsystems. Fig. 5 shows its die photograph. The chip has a total area of 4.5 mm × 4.5 mm. The maximum power consumption of each individual DS ADC channel is 13.2 mW, and the four-channel SS ADC power consumption is 7.8 mW. Table I shows the experimental performance of the DS ADCs at room temperature, with G = 1, and with a clock frequency of 100 MHz and maximum input voltage range. The SS ADC has been tested under The performance against TID effects has been verified with irradiation tests using a Co-60 gamma-ray source in the facilities of the Centro Nacional de Aceleradores (CNA-CSIC, Spain), reaching a total dose of 318 krad. The results show very high levels of robustness. As an example, Fig. 6 shows the minor deviations of the integral nonlinearity (INL) error of the DS ADCs at different TID levels, under the same conditions of Table I, at 16 b. SEE tests have been performed using the heavy-ion cyclotron facilities of Université Catholique de Louvain-laNeuve. The resulting linear-energy transfer threshold (LET th ) for SEUs is 16.5 MeV · cm 2 /mg. No latchup events were observed up to the maximum energy available from the facility: 80.8 MeV · cm 2 /mg. For a geostationary orbit at the maximum of cosmic rays flux, the estimated SEU error rate is of 2.1 · 10 −5 /day for each DS ADC conversion channel, and 3.4 · 10 −5 /day for each channel of the SS ADC.
Temperature tests from −25°C to 125°C have shown no significant effect with respect to the results reported in Table I . The SS ADC, used to perform the thermal calibration, has shown high levels of temperature stability. Fig. 7 shows the percentage deviation of the slope of the transfer characteristic against temperature with respect to the nominal case at 25°C. The percentage deviation of the internal bandgap voltage is also shown. The total deviation is less than 0.8% and correlates with the variation of the bandgap. According to previous characterization of individual electronic components in the CMOS process [13] , the performance for temperatures down to −90°C is expected to be correct as well.
IV. CONCLUSION
A digital magnetometer for space applications has been presented, achieving improvements in mass and volume while maintaining a high sensitivity. Experimental results show that its performance is highly insensitive to the effects of radiation. In addition, the designed ASIC incorporates precise thermal monitoring, calibration, and sensor conditioning functions to be applied during operation to maximize the performance of the AMR sensors in an extended operating temperature range.
